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Abstract—The conventional approach of moving data to the
CPU for computation has become a significant performance
bottleneck for emerging scale-out data-intensive applications due
to their limited data reuse. At the same time, the advancement
in 3D integration technologies has made the decade-old concept
of coupling compute units close to the memory — called near-
memory computing (NMC) — more viable. Processing right at
the “home” of data can significantly diminish the data movement
problem of data-intensive applications.
In this paper, we survey the prior art on NMC across various
dimensions (architecture, applications, tools, etc.) and identify the
key challenges and open issues with future research directions.
We also provide a glimpse of our approach to near-memory
computing that includes i) NMC specific microarchitecture inde-
pendent application characterization ii) a compiler framework
to offload the NMC kernels on our target NMC platform and iii)
an analytical model to evaluate the potential of NMC.
Index Terms—near-memory computing, data-centric comput-
ing, modeling, computer architecture, application characteriza-
tion, survey
I. INTRODUCTION
Over the years, memory technology has not been able to
keep up with advancements in processor technology in terms
of latency and energy consumption, which is referred to as
the memory wall [1]. Earlier, system architects tried to bridge
this gap by introducing memory hierarchies that mitigated
some of the disadvantages of off-chip DRAMs. However, the
limited number of pins on the memory package is not able
to meet today’s bandwidth demands of multicore processors.
Furthermore, with the demise of Dennard scaling [2], slowing
of Moore’s law, and dark silicon computer performance has
reached a plateau [3].
At the same time, we are witnessing an enormous amount
of data being generated across multiple areas like radio as-
tronomy, material science, chemistry, health sciences etc [4].
In radio astronomy, for example, the first phase of the Square
Kilometre Array (SKA) aims at processing over 100 terabytes
of raw data samples per second, yielding of the order of
300 petabytes of SKA data products annually [5]. The SKA
currently is in the design phase with anticipated construction
in South Africa and Australia in the first half of the coming
decade. These radio-astronomy applications usually exhibit
massive data parallelism and low operational intensity with
a limited locality. On traditional systems, these applications
cause frequent data movement between the memory subsystem
and the processor that has a severe impact on performance
and energy efficiency. Likewise, cluster computing frameworks
like Apache Spark that enable distributed in-memory process-
ing of batch and streaming data also exhibit those mentioned
above behaviour [6]–[8]. Therefore, a lot of current research
is being focused on coming up with innovative manufacturing
technologies and architectures to overcome these problems.
Today’s memory hierarchy usually consists of multiple
levels of cache, the main memory, and storage. The traditional
approach is to move data up to caches from the storage and
then process it. In contrast, near-memory computing (NMC)
aims at processing close to where the data resides. This data-
centric approach couples compute units close to the data and
seek to minimize the expensive data movements. Notably,
three-dimensional stacking is touted as the true enabler of
processing close to the memory. It allows the stacking of
logic and memory together using through-silicon via’s (TSVs)
that helps in reducing memory access latency, power con-
sumption and provides much higher bandwidth [9]. Micron’s
Hybrid Memory Cube (HMC) [10], High Bandwidth Memory
(HBM) [11] from AMD and Hynix, and Samsung’s Wide
I/O [12] are the competing products in the 3D memory arena.
Figure 1 depicts the system evolution based on the infor-
mation referenced by a program during execution, which is
referred to as a working set [13]. Prior systems were based on
a CPU-centric approach where data is moved to the core for
processing (Figure 1 (a)-(c)), whereas now with near-memory
processing (Figure 1 (d)) the processing cores are brought to
the place where data resides. Computation-in-memory (Figure
1 (e)) paradigm aims at reducing data movement completely
by using memories with compute capability (e.g. memristors,
phase-change memory (PCM)).
The paper aims to analyze and organize the extensive body
of literature related to the novel area of near-memory com-
puting. Figure 2 shows a high-level view of our classification
that is based on the level in the memory hierarchy and further
split into the type of compute implementation (programmable,
fixed-function, or reconfigurable). Conceptually the approach
of near-memory computing can be applied to any level or type
of memory to improve the overall system performance. In our
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Fig. 1: Classification of computing systems based on working set location, which is referred to as a working set [13].
Prior systems were based on a CPU-centric approach where data is moved to the core for processing (Figure 1 (a)-
(c)), whereas now with near-memory processing (Figure 1 (d)) the processing cores are brought to the place where
data resides. Computation-in-memory (Figure 1 (e)) further reduces data movement by using memories with compute
capability (e.g. memristors, phase change memory).
taxonomy, we do not include magnetic disk-based systems as
they can no longer offer timely response due to the high access
latency and a high failure rate of disks [14]. Nevertheless,
there have been research efforts towards providing processing
capabilities in the disk. However, it was not adopted widely
by the industry due to the marginal performance improvement
that could not justify the associated cost [15], [16]. Instead,
we include emerging non-volatile memories termed as storage-
class memories (SCM) [17] which are trying to fill the
latency gap between DRAMs and disks. Building upon similar
efforts [18], [19], we make the following contributions:
• We analyze and organize the body of literature on near-
memory computing under various dimensions.
• We provide guidelines for design space exploration.
• We present our near-memory system outlining application
characterization and compiler framework. Also, we in-
Fig. 2: Processing options in the memory hierarchy high-
lighting the conventional compute-centric and the modern
data-centric approach
clude an analytic model to illustrate the potential of near-
memory computing for memory intensive application
with a comparison to the current CPU-centric approach.
• We outline the directions for future research and highlight
current challenges.
This work extends our previous work [20] by including our
approach to near-memory computing (Section VIII). This out-
lines our application characterization and compilation frame-
work. Furthermore, we evaluate more recent work in the NMC
domain and provide new insights and research directions. The
remainder of this article is structured as follows: Section II
provides a historical overview of near-memory computing
and related work. Section III outlines the evaluation and
classification scheme for NMC at main memory (Section IV)
and storage class memory (Section V). Section VI highlights
the challenges with cache coherence, virtual memory, the lack
of programming models, and data mapping schemes for NMC.
In Section VII, we look into the tools and techniques used
to perform the design space exploration for these systems.
This section also illustrates the importance of application
characterization. Section VIII presents our approach to near-
memory computing. Additionally, we include a high-level
analytic approach with a comparison to a traditional CPU-
centric approach. Finally, Section IX highlights the lessons
learned and future research directions.
II. BACKGROUND AND RELATED WORK
The idea of processing close to the memory dates back
to the 1960s [21]; however, the first appearance of NMC
systems can be traced back to the early 1990s [22]–[27].
An example was Vector IRAM (VIRAM) [28], where the
researchers developed a vector processor with an on-chip
embedded DRAM (eDRAM) to exploit data parallelism in
multimedia applications. Although promising results were
obtained, these NMC systems did not penetrate the market,
and their adoption remained limited. One of the main reasons
3Property Abbrev Description
Memory
Hierarchy
MM Main memory
SCM Storage class memory
HM Heterogenous memory
Type
C3D Commercial 3D memory
DIMM Dual in-line memory module
PCM Phase change memory
DRAM Dynamic random-access memory
SSD Flash SSD memory
LRDIMM Load-reduce DIMM
Integration
US Conventional unstacked
S Stacked using 2.5D or 3D
Processing
NMC/Host
Unit
CPU Central processing unit
GPU Graphics processing unit
APU Accelerated processing unit
FPGA Field programmable gate array
CGRA
Coarse-grained reconfigurable
architecture
ACC Application specific accelerator
Implemen-
tation
P Programmable unit
F Fixed function unit
R Reconfigurable unit
Granularity
I Instruction
K Kernel
A Application
Host Unit Type of host unit
Tool Evaluation
Technique
A Analytic
S Simulation
P Prototype/Hardware
Interop-
erability
Programming
Model
-
Programming model used
for the accelerator
Cache
Coherence
Y/N Mechanism for cache coherence
Virtual
Memory
Y/N Virtual memory support
App.
Domain
Workload -
Target application domain
for the architecture
Table 1: Classification table, and legend for table 2
was attributed to technological limitations. Mainly because
the amount of on-chip memory they could integrate with the
vector processor was limited due to the difference in logic and
memory technology processes.
Today, after almost two decades of dormancy, research
in NMC is regaining attention. This resurgence is largely
attributed to following three reasons. First, technological ad-
vancements in 3D (see Figure 3) and 2.5D stacking that blends
logic and memory in the same package. Second, moving
the computation closer to where the data reside allows for
sidestepping the performance and energy bottlenecks due to
data movement by circumventing memory-package pin-count
limitations. Third, with the advent of modern data-intensive
applications in areas like material science, astronomy, health
care, etc., calls for newer architectures. As a result, researches
have proposed various NMC designs and proved their potential
in enhancing performance in many applications [29]–[32].
In the literature, NMC has manifested with names such
as processing-in memory (PIM), near-data processing (NDP),
near-memory processing (NMP), or in case of non volatile
memories as in-storage processing (ISP). However, all these
terms fall under the same umbrella of near-memory computing
(NMC) with the core principle of doing processing close
to the memory. With the arrival of true in-situ computing
called computation-in-memory through novel devices such as
Fig. 3: Micron’s Hybrid Memory Cube (HMC) [10] com-
prising DRAM layers stacked on top of a logic layer via
through silicon via (TSV). The memory organization is
divided into vaults with each vault consisting of multiple
DRAM banks.
memristors and phase-change memory, it would be prudent
to merge all these synonyms mentioned above for the same
concept under the umbrella of near-memory computing. This
unification provides systematization and positioning of new
proposals within the existing works.
Loh et al. [33] in their position paper presented an initial
taxonomy for processing in memory. It is based on computing
interface with software and a separate division for transparent
software features. Siegl et al. [18] in an overview paper gave
a historical evolution of NMC. However, their classification
metrics are not systematic and does not highlight current
challenges and future research directions in this domain.
Similar to our paper, Ghose et al. [19] in their most recent
work provide a thorough overview of the mechanisms and
challenges in the field of near-memory computing. Unlike
us, however, they don’t focus on providing systematization
to the literature. In our review, we characterized near-memory
computing literature in various dimensions starting from the
memory level where the paradigm of near-memory processing
is applied, to the type of processing unit, memory integration,
and kind of workloads/applications.
III. CLASSIFICATION AND EVALUATION
This section introduces the classification and evaluation
metrics that are used in Section IV and V and is summarized in
Table 1 and Table 2. For each architecture, five main categories
are evaluated and classified:
• Memory - The decision of using what kind of memory
is one of the most fundamental questions on which the
near-memory architecture depends.
• Processing - Processing unit implemented, and the gran-
ularity of processing it performs plays a critical role.
• Tool - Any system’s success depends heavily on the avail-
able tool support. The availability of tool infrastructure
indicates the maturity of the architecture.
• Interoperability - Interoperability deals with program-
ming model, cache coherence, virtual memory, and ef-
ficient data mapping. Interoperability is one of the key
enablers for the adoption of any new system.
• Application - NMC is data-centric and is usually special-
ized for particular workload. Therefore, in our evaluation,
we include the domain of the application.
4NMC Architecture Memory Processing Tool Interoperability App. Domain
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XSD [34] 2013 SCM SSD US GPU P A CPU S MapReduce - - MapReduce Workloads
SmartSSD [35] 2013 SCM SSD US CPU P A CPU P MapReduce Y N Database
WILLOW [36] 2014 SCM SSD US CPU P K CPU P API Y - Generic
NDC [37] 2014 MM C3D S CPU P K CPU S MapReduce R N MapReduce Workloads
TOP-PIM [38] 2014 MM C3D S APU P K CPU S OpenCL Y - Graph and HPC
AMC [4] 2015 MM C3D S CPU P K CPU S OpenMP Y Y HPC
JAFAR [39] 2015 MM DIMM US ACC F K CPU S API - Y Database
TESSERACT [29] 2015 MM C3D S CPU F A CPU S API Y N Graph processing
Gokhale [40] 2015 MM C3D S ACC F K CPU S API Y Y Generic
HRL [41] 2015 MM C3D S CGRA+FPGA R A CPU S MapReduce Y N Data analytics
ProPRAM [42] 2015 SCM PCM US CPU P I - S ISA Extension - - Data analytics
BlueDBM [43] 2015 SCM SSD US FPGA R K - P API - - Data analytics
NDA [44] 2015 MM LRDIMM S CGRA R K CPU S OpenCL Y Y MapReduce Workloads
PIM-enabled [45] 2015 MM C3D S ACC F I CPU S ISA extension Y Y Generic
IMPICA [30] 2016 MM C3D S ACC F K CPU S API Y Y Pointer chasing
TOM [46] 2016 MM C3D S GPU P K GPU S CUDA Y Y Generic
BISCUIT [47] 2016 SCM SSD US ACC F K CPU P API - - Database
Pattnaik [48] 2016 MM C3D S GPU P K GPU S CUDA Y - Generic
CARIBOU [49] 2017 SCM DRAM US FPGA R K CPU P API - - Database
Vermij [50] 2017 MM C3D S ACC F A CPU S API Y Y Sorting
SUMMARIZER [51] 2017 SCM SSD US CPU P K CPU P API - - Database
MONDRIAN [52] 2017 MM C3D S CPU P K CPU A+S API - Y Data analytics
GraphPIM [53] 2017 MM DRAM US ACC F I CPU S API Y N Graph
MCN [54] 2018 MM DRAM US CPU P K CPU P TCP/IP Y Y Generic
SSAM [55] 2018 MM C3D S CPU P K CPU P API N N Similarity search
DNN-PIM [56] 2018 MM C3D S CPU + ACC P+F K CPU P+S OpenCL Y N DNN training
Boroumand [57] 2018 MM C3D S CPU+ACC P+F K CPU S - Y - Google workloads
CompStor [58] 2018 SCM SSD US CPU P A CPU P API - Y Text search
Table 2: Architectures classification and evaluation, refer to table 1 for a legend
IV. PROCESSING NEAR MAIN MEMORY
Processing near main memory can be coupled with dif-
ferent processing units ranging from programmable to fixed-
functional units. We describe some of the notable architectures
in this class. All solutions discussed in this section are sum-
marized in Table 2.
A. Programmable Unit
NDC (2014) Pugsley et al. [37] focus on Map-Reduce
workloads, characterized by localized memory accesses and
embarrassing parallelism. The architecture consists of a central
multi-core processor connected in a daisy-chain configuration
with multiple 3D-stacked memories. Each memory houses
many ARM cores that can perform efficient memory oper-
ations without hitting the memory wall. However, they were
not able to fully exploit the high internal bandwidth provided
by HMC. Therefore, NMC processing units need careful
redesigning to saturate the available bandwidth.
TOP-PIM (2014) Zhang et al. [38] propose an architecture
based on accelerated processing unit (APU). Each APU con-
sists of a GPU and a CPU on the same silicon die. The APUs
are interconnected with high-speed serial links with multiple
3D-stacked memory modules. APU allows code portability
and easier programmability. The kernels analyzed span from
graph processing to fluid and structural dynamics. The author
uses traditional coherence mechanism based on restricted
memory regions which puts restriction on data placement.
AMC (2015) Nair et al. [4] develop active memory cube
(AMC), which is built upon the HMC. They add several pro-
cessing elements to the vault of HMC and refer to it as“lanes”.
Each lane has its register file, a load/store unit performing read
and write operations to the memory contained in the same
AMC, and a computational unit. The communication between
AMCs is coordinated by the host processor. Compiler support
based on OpenMP for C/C++ and FORTRAN is provided.
PIM-enabled (2015) Ahn et al. [45] leverage existing
programming model so that the conventional architectures
can exploit the PIM concept without changing the program-
ming interface. They implement it by adding compute-capable
commands and specialized instruction to trigger the NMC
computation. NMC processing units are composed of com-
putation logic (e.g. adders) and an SRAM operand buffer
and are housed in the logic layer of the HMC. Offloading
at instruction level, however, could lead significant overhead.
In addition, the proposed solution requires significant changes
5on the application side, hence reducing application readiness
and hurdle wide adoption.
TESSERACT (2015) Ahn et al. [29] focus on graph
processing applications. Their architecture consists of one host
processor and an HMC with multiple vaults, which has an out-
of-order processor mapped to each vault. These cores can see
only their local data partition, but they can communicate with
each other using a message passing protocol. The host pro-
cessor has access to the entire address space of the HMC. To
exploit the high available memory bandwidth in the systems,
they develop prefetching mechanisms.
TOM (2016) Hsieh et al. [46] propose an NMC architecture
consisting of a host GPU interconnected to multiple 3D-
stacked memories that has small light weight GPU cores. They
develop a compiler framework that automatically identifies
possible offloading candidates. Code blocks are marked as
beneficial to be offloaded by the compiler if the saving in
memory bandwidth during the offloading execution is higher
than the cost to initiate and complete the offload. A runtime
system takes the final decision to where to execute a block.
Furthermore, the framework uses a mapping scheme that
ensures data and code co-location. The cost function proposed
for code offloading makes use of static analysis to estimate the
bandwidth saving. Static analysis, however, may fail on code
with indirect memory accesses.
Pattnaik1 (2016) Pattnaik et al. [48] similar to [46] develop
an NMC-assisted GPU architecture. An affinity prediction
model decides where a given kernel should be executed while
a scheduling mechanism tries to minimize the application
execution time. The scheduling mechanism can overrule the
decision made by the affinity prediction model. To keep
memory consistency between the main GPU and the near-
memory cores, the author propose to invalidate the L2 cache
of main GPU after each kernel execution. Despite having a
simple implementation, it is not optimal as refilling the cache
can lead to a considerable overhead.
MONDRIAN (2017) Drumond et al. [52] show that hard-
ware and software co-design is needed to achieve efficiency
and performance for NMC systems. In particular, they show
that the current optimization of data-analytic algorithms heav-
ily rely on random memory accesses while NMC system prefer
sequential memory accesses to saturate the huge bandwidth
available. Based on this observation, the system proposed
consists of a mesh of HMC with tightly connected ARM cores
in the logic layer.
MCN (2018) Alian et al. [54] use a lightweight processor
similar to Qualcomm Snapdragon 835 as a near-memory
processing unit in the buffered DRAM DIMM. The memory
channel network (MCN) processor runs a lightweight OS with
network software layers essential for running a distributed
computing framework. The most striking feature of MCN
is that the authors demonstrate unified near-data process-
ing across various nodes using ConTutto FPGA with IBM
POWER8. Supporting the entire TCP/IP stack on the near-
memory accelerator requires a complex accelerator design.
Current trends in the industry, however, are pushing for a
1Architecture has no name, first author’s name is shown.
simplified accelerator design shifting the complexity on the
cores side (i.e., OpenCAPI [59]).
SSAM (2018) Lee et al. [55] use Pin tool to characterize
the architectural behaviors of kNN, which are at the core
of similarity search applications. The instruction mix profile
reveals a higher percentage of vector operations and memory
reads, which confirms that vector operations are important for
kNN workloads and are bound by high data movement. Based
on the observation, they integrate specialized vector processing
units in the logic layer of HMC and propose instruction
extensions to leverage those hardware units. Similar to [45]
they require to modify the application and the instruction-set
architecture to exploit near-memory acceleration.
DNN-PIM (2018) Liu et al. [56] propose heterogeneous
NMC architecture for training of deep neural network mod-
els. The logic layer of 3D-stacked memory comprises pro-
grammable ARM cores and large fixed-function units (adders
and multipliers). They extend the OpenCL programming
model to accommodate the NMC heterogeneity. Both fixed-
function NMC and programmable NMC appear as distinct
compute devices and a runtime system dynamically maps and
schedules NN kernels on heterogeneous NMC system, based
on online profiling of NN kernels.
Boroumand1 (2018) Boroumand et al. [57] evaluate NMC
architectures for Google workloads. They observe that many
Google workloads spend a considerable amount of energy
in data movement. Based on their observation, they propose
two NMC architectures, one based on CPUs and the other
one using fixed-function accelerator on top of HBM While
accelerating these Google workloads, they take into account
the low area and power budget in consumer devices. They
evaluate the benefits of the proposed NMC architectures by
extending the gem5 simulator. Differently from previous works
they focused on daily applications.
B. Fixed-Function Unit
JAFAR (2015) Xi et al. [39] embed an accelerator in a
DRAM module to implement database select operations. The
key idea is to use the near-memory accelerator to scan and
filter data directly in the memory, thus having a significant
reduction in data movement. Only the relevant data will be
pushed up to the host CPU. To control the accelerator, the
authors suggest using memory-mapped registers to read and
write via application program interface (API) function calls.
Even though JAFAR shows promising potential in database ap-
plications, its evaluation is quite limited and it can handle only
filtering operations. More complex operations fundamental for
the database domain such as sorting, indexing and compression
are not considered.
IMPICA (2016) Hsieh et al. [30] accelerate pointer chas-
ing operations which are ubiquitous in data structures. They
propose adding specialized units that decouple addresses gen-
eration from memory accesses in the logic layer of 3D-stacked
memory. These units traverse through the linked data structure
in memory and return only the final node found to the host
CPU. They also propose to completely decouple the page
table of IMPICA from the host CPU to avoid virtual memory
6related issues. The memory coherence is assured by demarking
different memory zones for the accelerators and the host
CPU. This design was able to fully exploit the high level of
parallelism in pointer chasing.
Vermij1 (2017) Vermij et al. [50] propose a system for
sorting algorithm where phases having high temporal locality
are executed on the host CPU, while algorithm phases with
poor temporal locality are executed on an NMC device. The ar-
chitecture proposed consists of a memory-technology agnostic
controller located at the host CPU side and a memory-specific
controller tightly coupled with the NMC system. The NMC
accelerators are placed in the memory-specific controllers
and are assisted with an NMC manager. The NMC manager
also provides support for cache coherency, virtual memory
management and communications with the host processor.
GraphPIM (2017) Nai et al. [53] map graph workloads in
the HMC exploiting its atomic2 functionality. As they focus on
atomics, they can offload at instruction granularity. Notably,
they do not introduce new instructions for NMC and make use
of the host instruction set to map to NMC atomics through
an uncacheable memory region. Similar to [45], offloading at
instruction granularity can have significant overhead. Besides,
the mapping to NMC atomics instruction requires the graph
framework to allocate data on particular memory regions via
custom malloc. This requires changes on the application side,
reducing the application readiness.
C. Reconfigurable Unit
Gokhale1 (2015) Gokhale et al. [40] propose to place
a data rearrangement engine (DRE) in the logic layer of
the HMC to accelerate data accesses while still performing
the computation on the host CPU. The authors target cache
unfriendly applications with high memory latency due to
irregular access patterns, e.g., sparse matrix multiplication.
Each of the DRE engines consists of a scratchpad, a simple
controller processor, and a data mover. In order to make use
of the engines, the authors develop an API with different
operations. Each operation is issued by the main application
running on the host and served by a control program loaded
by the OS on each DRE engine. Similar to [48] the authors
propose to invalidate the CPU caches after each fill and
drain operation to keep memory consistency between the near-
memory processors and the main CPU. As pointed out earlier,
this approach can introduce a significant overhead. Further-
more, the synchronization mechanism between the CPU and
the near-memory processors is based on polling. This means
that the CPU wastes clock cycles waiting for the near-memory
accelerator to complete its operations. On the other hand, a
lightweight synchronization mechanisms based on interrupts
could be used as more efficient alternative.
HRL (2015) Gao et al. [41] propose a reconfigurable logic
architecture called heterogeneous reconfigurable logic (HRL)
that consists of three main blocks: fine-grained configurable
logic blocks (CLBs) for control unit, coarse-grained functional
units (FUs) for basic arithmetic and logic operations, and
2Atomic instruction such as compare-and-set are indivisible instructions.
The cpu is not interrupted when performing such operations.
output multiplexer blocks (OMBs) for branch support. Each
memory module follows HMC like technology and houses
multiple HRL devices in the logic layer. The central host
processor is responsible for data partition and synchronization
between NMC units. As in the case of [38] to avoid con-
sistency issues and virtual-to-physical translation the authors
propose memory-mapped non-cachable memory region putting
restriction on data placement.
NDA (2015) Farmahini et al. [44] propose three different
NMC architectures using coarse-grained reconfigurable arrays
(CGRA) on commodity DRAM modules. This proposal re-
quires minimal change to the DRAM architecture. However,
programmers should identify which code would run close
to memory. This leads to increased programmer effort for
demarking compute-intensive code for execution. Also, it does
not support direct communication between NMC stacks.
V. PROCESSING NEAR STORAGE CLASS MEMORY
Flash and other emerging nonvolatile memories such as
phase-change memory (PCM) [60], spin-transfer torque RAM
(STT-RAM) [61], etc., are termed as storage-class memories
(SCM) [17]. These memories are trying to fill the latency gap
between DRAMs and disks. SCM like NVRAM is even touted
as a future replacement for DRAM [62]. Moving computation
in SCM has some of the similar benefits to DRAM concerning
savings in bandwidth, power, latency, and energy but also
because of the higher density it allows to work on much larger
data-sets as compared to DRAM [63].
A. Programmable Unit
XSD (2013) Cho et al. [34] propose a SSD architecture that
integrates graphics processing unit (GPU) close to the memory.
They provide an API based on the MapReduce framework that
allows users to express parallelism in their application, and that
exploit the parallelism provided by the embedded GPU. They
develop a performance model to tune the SSD design. The
experimental results show that the proposed XSD is approxi-
mately 25× faster compared to an SSD model incorporating
a high-performance embedded CPU.However, the host CPU
ISA needs to be modified to launch the computation on the
GPU embedded inside the SSD.
WILLOW (2014) Seshadri et al. [36] propose a system
that has programmable processing units referred to as storage
processor units (SPU). Each SPU runs a small operating
system that maintains and enforces security. On the host-side,
the Willow driver creates and manages a set of objects that
allow the OS and applications to communicate with SPUs. The
programmable functionality is provided in the form of SSD
Apps. Willow enables programmers to augment and extend the
semantics of an SSD with application-specific features without
compromising file system protection. The programming model
based on RPC supports the concurrent execution of multiple
SSD Apps and the execution of trusted code. However, it
neither supports dynamic memory allocation and nor allow
users to dynamically load their tasks to run on the SSD.
SUMMARIZER (2017) Koo et al. [51] design APIs that
can be used by the host application to offload filtering task
7to the inherent ARM-based cores inside an SSD processor.
This approach reduces the amount of data transferred to the
host and allows the host processor to work on the filtered
result. They evaluate static and dynamic strategies for dividing
the work between the host and SSD processor. However,
sharing the SSD controller processor for user applications and
SSD firmware can lead to performance degradation due to
interference between I/O tasks and in-storage compute tasks.
CompStor (2018) Torabzadehkashi et al. [58] propose
an architecture that consists of NVMe over PCIe SSD and
FPGA based SSD controller coupled with in-storage process-
ing subsystem (ISPS) based on the quad-core ARM A53
processor. They modify the SSD controller hardware and
software to provide high bandwidth and low latency data path
between ISPS and the flash media interface. Fully isolated
control and data paths ensure concurrent data processing and
storage functionality without degradation in performance of
either one. The architecture supports porting a Linux operating
system. However, homogeneous processing cores in the SSD
are not sufficient to meet the requirement of complex modern
applications [64].
B. Fixed-Function Unit
Smart SSD (2013) Kang et al. [35] propose a model to
harness the processing power of the SSD using an object-
based communication protocol. They implement the Smart
SSD features in the firmware of a Samsung SSD and modify
the Hadoop core and MapReduce framework to use task-lets
as a map or a reduce function. To evaluate the prototype,
they used a micro-benchmark and log analysis application
on both a device and a host. Their SmartSSD was able
to outperform host-side processing drastically by utilizing
internal application parallelism. Likewise, Do et al. [65] extend
Microsoft SQL Server to offload database operations onto a
Samsung Smart SSD. The selection and aggregation operators
are compiled into the firmware of the SSD. Quero et al. [63]
modify the Flash Translation Layer (FTL) abstraction and
implement indexing algorithm based on the B++tree data
structure to support sorting directly in the SSD. The approach
of modifying the SSD firmware to support processing of
certain functions is fairly limited and can not support the wide
variety of workloads [64].
ProPRAM (2015) Wang et al. [42] observe that NVM is
often naturally incorporated with basic logic like data com-
parison write or flip-n-write module, and exploit the existing
resources inside memory chips to accelerate the critical non-
compute intensive functions of emerging big data applica-
tions. They expose the peripheral logic to the application
stack through ISA extension. Similar to [35], [63], [65], this
approach cannot support the diverse workloads requirements.
BISCUIT (2016) Gu et al. [47] present a near-memory
computing framework, that allows programmers to write a
data-intensive application to run in a distributed manner on
the host system and the storage system. The SSD hardware
incorporates a pattern matcher IP designed for NMC. The
NMC system, however, acts as a slave to the host CPU and
all data is controlled by the host CPU. When this hardware
IP is applied, modified MySQL significantly improves TPC-H
performance. Similar to [51] two real-time ARM cores in the
SSD are shared between the user runtime and SSD firmware.
C. Re-configurable Unit
BlueDBM (2015) Jun et al. [43] present a flash-based
platform, called BlueDBM, built of flash storage devices
augmented with an application specific FPGA based in-storage
processor. The data-sets are stored in the flash array and are
read by the FPGA accelerators. Each accelerator implements
a variety of application-specific distance comparators, used
in the high-dimensional nearest-neighbor search algorithms.
They also use the same architecture exploration platform
for graph analytics. Authors propose sort-reduce algorithm
to solve the random read-modify update into vertex data
in the vertex-centric programming model. The algorithm is
then accelerated on FPGA that uses flash memory for edges,
vertices and partially sort-reduced files [66]. However, the
platform does not support dynamic task loading, similar to
[36], and has limited OS-level flexibility.
CARIBOU (2017) Zsolt et al. [49] enable key-value store
interface over TCP/IP socket to the storage node comprising
of FPGA connected to DRAM/NVRAM. They implement
selection operators in the FPGA, which are parameterizable
at runtime, both for structured and unstructured data to reduce
data movement and to avoid the negative impact of near-
data processing on the data retrieval rate. Similar to [43]
Caribou does not have OS-level flexibility, e.g. file-system is
not supported transparently
Discussion
From table 2, one can see that the majority of research
papers published over the years have proposed homogeneous
processing units near the memory. The logic considered varies
in type e.g. simple in-order cores [4], [29], [32], [37], [51],
[52], [54], [55], [58], graphics processing units [34], [38],
[46], [48], field programmable gate arrays [41], [43], [49] and
application specific accelerators [30], [39], [40], [45], [47],
[50], [53], [56]. Majority of the NMC proposals are targeted
towards different types of data processing applications e.g.
graph processing [29], [38], [53], MapReduce [34], [37], [44],
machine learning [55], [56], database search [32], [35], [39],
[47], [49], [51]. The logic layer connected to the memory via
silicon vias in 3D stacked memories is considered to be the
most important play ground of innovation [4], [29], [30],
[37], [38], [40], [41], [45], [46], [48], [50], [52], [55]–[57]
but the efficacy of those new innovations has only been tested
using simulators. On the other hand, the integration of NMC
units near the traditional DRAM and SSD controllers have
been emulated using FPGAs [35], [36], [47], [49], [51], [67].
Despite the promises made by existing proposals on NMC,
the support for memory consistency and virtual memory is
fairly limited and the programmers are expected to re-write
their code using specialized APIs in order to reap the benefits
of NMC [47], [49]–[53], [55], [58].
The idea of populating homogeneous processing units near
the memory to accelerate a specific class of workloads is
8limited in a sense that NMC enabled servers deployed in the
data centers are expected to host a wide variety of workloads.
Hence, these systems would need heterogeneous processing
units near the memory [41], [56], [57] to support the complex
mix of data center workloads. For broader adoption of the
NMC by the application programmers, methods that enable
transparent offloading to the NMC units would also be needed.
Transparent offloading requires the compiler or the run-time
system to identify code regions based on some application
characteristics. One of the most used metrics is the number of
last-level cache misses [40], [45], [67]–[69]. Unfortunately,
the integration of a profiler (such as Perf or Pin) in a
compiler or run-time system is still a challenging task [68]
due to its dynamic nature. Therefore, current solutions rely
on commercial profiling tools, such as Intel VTune [70], to
detect the offloading kernels [30], [67], [69]. Additionally,
some works [30], [38], [56] use the bandwidth saving as an
offloading metric.
VI. CHALLENGES OF NEAR-MEMORY COMPUTING
In this section we explain the challenges related to pro-
gramming model, data mapping, virtual memory support, and
cache coherency that NMC needs to address before it can
be established as a de facto solution for HPC. Additional
challenges on design space exploration, reliable simulators,
which can deal with these heterogeneous environments, will
be discussed in Section VII.
A. Virtual Memory Support
Support for virtual memory is achieved using: paging or
direct segmentation.
1) Paging can be software or hardware managed. Most
NMC systems adopt a software-managed translation lookaside
buffer (TLB) to provide a mapping between virtual and
physical addresses [46], [71]–[73]. Other works such as [31]
observe that an OS managed TLB may not be the optimal
solution and propose a hardware implementation where a
simple controller is responsible for fetching the entry in
the page table. In [30] Hsieh et al. notice that for pointer-
chasing applications, the accelerator works only on specific
data structures that can be mapped onto a contiguous region
of the virtual address space. As a consequence, the virtual-
to-physical translation can be designed to be more compact
and efficient. Picorel et al. [74] show that restricting the
associativity such that a virtual page can be mapped only
with few contiguous physical pages can break the decode-
and-fetch serialization. Their translation mechanism, DIPTA,
allows removing the virtual-to-physical translation overhead.
2) Direct Segmentation [75], [76] consists in a simplified
approach where part of the linear virtual address is mapped to
physical memory using a direct segment rather than a page.
This mechanism allows to remove TLB misses overhead and
greatly simplifies the hardware [77].
B. Cache Coherence
Cache coherence is one of the most critical challenge in
adoption of near-memory computing. Depending upon the
coherence mechanism used, drastically changes on perfor-
mance and programming model can be obtained. The two
primary mechanisms proposed in the literature to achieve
cache coherency support are restricted memory region and
non-restricted region.
1) Restricted region techniques such as the on used by
Farmahini et al. [44] divides the memory into two parts:
one for the host processor and one for the accelerator, which
is uncacheable. Ahn et al. [29] has used a similar approach
for graph processing algorithms. Another strategy proposed by
Ahn et al. [45] provides a simple hardware-based solution in
which the NMC operations are restricted to only one last level
cache block, due to which they can monitor the cache block
and request for invalidation or write-back if required.
2) Non-Restricted Memory Regions on the other hand can
potentially lead to a significant amount of memory traffic.
Pattnaik et al. [48] propose to maintain coherence between
the main/host GPU and near-memory compute units, flushing
the L2 cache in the main GPU after kernel execution. With this
approach, potentially useful data could be evicted from cache.
Another way is to implement a look-up based approach as
done by Hsieh et al. [46]. The NMC units record the cache
line address that has been updated by the offloaded block, and
once the offloaded block is processed, they send this address
back to the host system. Subsequently, the host system gets
the latest data from memory by invalidating the reported cache
lines. Liu et al. [56] propose single global memory with a
relaxed consistency model, shared between NMCs and CPU.
They implement explicit synchronization points to synchronize
the accesses to shared variables across NMCs and CPU. More
recently, Boroumand et al. [78] analyze current state-of-the-art
coherence mechanisms and show that for NMC a majority of
the off-chip traffic due to coherency is unnecessary and can be
eliminated if the cache coherency mechanism itself has insight
on the accelerator accesses. Based on such observation they
propose CoNDA.
C. Programming Model
A critical challenge in the adoption of NMC is to support
a heterogeneous processing environment of a host system and
near-memory processing units. It is not trivial to determine
which part of an application should run on the near-memory
processing units. Work such as [46], [68] leave this effort
on the compiler, while [19], [39], [45] on the programmer.
Another approach [45], [53], [55] uses some special set
of NMC instructions which invokes NMC logic units. This
approach, however, calls for a sophisticated mechanism as it
touches most of the software stack from the application down
to instruction selection in the compiler. Run-time systems
capable of dynamically profiling applications to identify the
potential for NMC acceleration during the first few iterations
have also been proposed [46], [56]. However, there is still a lot
of research required in coming up with an efficient approach
to ease the programming burden.
D. Data mapping
The absence of adequate data mapping mechanisms can
severely hamper the benefits of processing close to memory.
9The data should be mapped in such a way that the data required
by the near-memory processing units should be available in
the vicinity (data and code co-location). Hence, it is crucial
to look into effective data mapping schemes. Hsieh et al.
in [46] propose a software-hardware co-design method to
predict which pages of the memory will be used by the
offloaded code, and they tried to minimize the bandwidth
consumption by placing those pages in the memory stack
closest to the offloaded code. Yitbarek et al. [76] propose
a data-mapping scheme to place contiguous addresses in the
same vault allowing accelerators to access data directly from
their own local vault. Xiao et al. [79] propose to model an
application with a two-layered graph through the LLVM’s
Intermediate Representation, distinguishing between memory
and computation operations. Once the application’s graph
is built, their framework, detects groups of vertices called
communities, that have a higher probability of connection with
each other. Each community is mapped to different vaults.
VII. DESIGN SPACE EXPLORATION FOR NMC
As will be clear from the previous classification section,
the design space of NMC is huge. To understand and evaluate
this space, effective design space exploration (DSE) for NMC
systems is required. Moreover, these architectures calls for
specialized hardware software co-design strategies as shown
in Figure 4.
A. Application Characterization
More than ever, application characterization has taken a
crucial role in systems design due to the increasing number of
new big-data applications. Application characterization is used
to extract information by using specific metrics, to decide for
a certain application which architecture could have the best
performance and energy efficiency. NMC systems have mostly
proven to be effective against memory-intensive applications
and are hence tailored towards this kind of workloads. To map
Fig. 4: Design space exploration highlighting application
characteristic with performance evaluation technique
the hardware to a specific workload, it is critical to analyze
the application in order to quantify computational demand and
memory footprint. Application characterization can be done
either in microarchitecture-dependent or microarchitecture-
independent manner.
1) Microarchitecture-Dependent Characterization is done
using hardware performance counters. Awan et al. [69] use
hardware performance counters to characterize the scale-out
big data processing workloads into CPU-bound, memory-
bound, and I/O-bound applications and propose programmable
logic near DRAM and NVRAM. However, the use of hardware
performance counters is limited by the impact of micro-
architecture features like cache size, issue width, etc [80]. To
overcome this problem, recently there has been a push towards
following an ISA independent characterization approach.
2) Microarchitecture-Independent Characterization or ISA
independent characterization consists in profiling instruction
traces and collect inherent application information such as
operation mix, memory behavior in a microarchitecture inde-
pendent way. This approach provides more relevant workload
characteristics than performance counters [81].
B. Performance Evaluation Techniques
Architects often make use of various evaluation techniques
to navigate the design-space, avoiding the cost of chip fab-
rication. Based on the level of detail required, architects
make use of analytic models, or more detailed functional
or cycle accurate simulators. As the field of NMC does
not have very sophisticated tools and techniques, researchers
often spend much time building the appropriate evaluation
environment [82], [83]. Additionally, there is a critical need
for near-memory specific benchmarks.
1) Analytic models abstract low-level system details and
provide quick performance estimates at the cost of accuracy.
In the early design stage, system architects are faced with
large design choices which range from semiconductor physics
and circuit level to micro-architectural properties and cooling
concerns [84]. Thus, during the first stage of design-space
exploration, analytic models can provide quick estimates.
Mirzadeh et al. [85] study a join workload, on multiple
HMC like 3D-stacked DRAM devices connected via SerDes
links using a first-order analytic model. Zhang et al. [86]
design an analytic model using machine learning tech-
niques to estimate the final device performance. Recently,
Lima et al. [87] provide a theoretical design space study for
enabling processing in the logic layer of HMC taking into
consideration area and power limits.
Simulator Year Category NMC capabilities
Sinuca [88] 2015 Cycle-Accurate Yes
HMC-SIM [89] 2016 Cycle-Accurate Limited
CasHMC [90] 2016 Cycle-Accurate No
SMC [31] 2016 Cycle-Accurate Yes
CLAPPS [82] 2017 Cycle-Accurate Yes
Ramulator-PIM [91] 2019 Cycle-Accurate Yes
Table 3: Open source simulators
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2) Simulation Based Modeling allows to achieve more
accurate performance numbers. Architects often resort to mod-
eling the entire micro-architecture precisely. This approach,
however, can be quite slow compared to analytic techniques.
In Table 3 we have mentioned some of the academic efforts
to build open-source NMC simulator. Hyeokjun et al. [92]
evaluate the potential of NMC for machine learning (ML)
using a full-fledged simulator of multi-channel SSD that can
execute various ML algorithms on data stored on the SSD.
Similarly, Jo et al. [93] develop the iSSD simulator based
on the gem5 simulator [94]. Ranganathan et al. [62], [95]
for their nano-stores architecture use a bottom-up approach
where they build an analytic model which breaks applications
down into various phases, based on compute, network, and I/O
subsystem activities. The model takes input from the low-level
performance and power models regarding the performance of
each phase. Then they used COTSon [96] for detailed micro-
architectural simulation.
VIII. PRACTICALITIES OF NEAR-MEMORY COMPUTING
In this section, we describe our approach to solve some
of the issues related to NMC. Besides the design of the
near-memory computing platform itself, we are focusing on
how such a hybrid system can be effectively programmed
to maximize performance and minimize power consumption.
Additionally, we are extensively analyzing applications to
assess essential application metrics for these devices. The
various components of our framework are outlined below.
A. NMC Architecture
Figure 5 depicts an abstract view of our reference computing
platform that we consider. We modeled a multi-core host
system interconnected to an external stacked near-memory
system via high speed interconnect. In this model, the near-
memory compute units are modeled as low power cores
(Table 4), which are placed in the logic layer of the 3D stacked
DRAM. For the 3D stacked memory, we consider a 4-GB
HMC like design, with 8 DRAM layers. Each DRAM layer is
split into 16 dual banked partitions with four vertical partitions
forming a vault. Each vault has its vault controller.
NMC	Subsystem
Host	CPU
Host
Processor
Cache
Hierarchy
3D
Stacked
Memory
NMC Cores
Application
Kernel
Kernel
Fig. 5: Overview of a system with NMC capability [83].
On the right, an abstract view of application code with
kernels that are offloaded to NMC
Description Symbol ARM
Cores Ncores 4
Host core frequency Fcore 3 GHz
NMC core frequency Fcore 1.2 GHz
L1 size Sl1 32 KB
L2 size Sl2 256 KB
DRAM size SDRAM 4 GB
L1 cache bandwidth BWl1 137 GB/s
L2 cache bandwidth BWl2 137 GB/s
L1 cache hit latency Ll1 1 cycles
L2 cache hit latency Ll2 2 cycles
Table 4: System parameters
B. Platform Agnostic Application Characterization for NMC
We define the following microarchitecture independent met-
rics to characterize the applications from NMC perspective and
identify the kernels that can potentially benefit from NMC.
• Memory Entropy: It measures the randomness of the
memory accesses. Yen et al. [97] devise the formula by
applying Shannon’s definition to the memory addresses.
The higher the memory entropy, the higher the miss ratio.
Hence, an application with higher entropy can benefit
from NMC.
• Spatial Locality: It measures the probability of ac-
cessing nearby memory locations. Spatial Locality is
derived from data temporal reuse, which is the number
of unique addresses accessed since the last reference
of the requested data. We use the formula proposed by
Gu et al. [98] to calculate spatial locality score.
• Data-Level Parallelism: It measures the average possible
vector length and is relevant for NMC when employing
specific SIMD processing units as near-memory computa-
tion units. It is derived from instruction-level parallelism
(ILP) score per opcode such as load, store, etc. This
metric represents the number of instructions with the
same opcode that could run in parallel, thus expressing
the DLP per opcode. We compute the average value of
DLP using the weighted sum over all opcodes of the DLP
per code.
• Basic-block level Parallelism: A basic block is the
smallest component in the LLVM intermediate represen-
tation (IR) that can be parallelized. If an application has
high basic-block level parallelism, it can benefit from
multiple processing units.
We extend an open-source platform-independent software
analysis tool (PISA) [99] with the above-listed metrics and use
it to analyze multi-thread applications from NMC perspective.
As an example, we show in Figure 6 the analysis result
of two applications from PolyBench/C 4.1 [100], which is
a collection of standard kernels. Each kernel is a single
file that can be tuned at compile time. In Figure 6 we
show the characterization of two applications having oppo-
site memory behavior: Gramschmidt and Jacobi-1d.
Figure 6a presents the spatial locality values for different
pairs of cache line sizes. For instance, 8-16B means spatial
locality doubling the cache line size from 8B to 16B. In the
figure, the total spatial locality is the weighted sum of all the
values (see [101]). Figure 6a shows, for different cache size
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Fig. 6: Spatial Locality and Memory Entropy characteri-
zation for two applications from PolyBench
configurations, how Gramschmidt has significantly lower
spatial locality than Jacobi-1d. This lower locality can
be attributed to non-regular memory accesses (e.g., diagonal
accesses in a matrix). Figure 6b presents memory entropy
for different address granularity. The bit reductions mean
reduction in the number of bits of the addresses considered
to compute the entropy. The bit reduction reflects as using
bigger cache line sizes and could be used to perform further
spatial locality analysis (see [101], [102]). Figure 6b highlights
the lower memory entropy of Jacobi-1d compared to
Gramschmidt due to localized memory accesses. A detailed
study on workload characterization from NMC perspective
using above mentioned architecture-independent metrics and
representative benchmarks are presented in [101], [102].
C. Compilation and Programming Model
The compiler support has been built on top of our previous
work [103] and is completely integrated into a state-of-the-art
loop optimizer [104]. Similar to previous works [105], [106],
we assume our near-memory accelerators expose a library
of memory-bound kernels via an application programming
interface (API). We provide compiler support to automatically,
and transparently for the application, detect such kernels
and call the proper accelerator routine. The compilation flow
(Figure 7) follows a classical compiler design with a front-
end, a mid-level optimizer, and target-specific back-ends.
We extend this design embedding a state-of-the-art pattern
matching framework in the mid-level optimizer.
Briefly, the compilation flow is as follow: We start from an
application written in C/C++; the front-end is responsible for
lowering the application code to an intermediate representa-
tion. For our work, we use the LLVM compiler infrastructure
and exploit its intermediate representation (LLVM-IR). At IR
level, we rely on a state-of-the-art polyhedral optimizer [104]
to extract compute kernels and obtain for each of them a math-
ematical description based on Presburger [107] sets. On top
of this mathematical model, our pattern matching framework
is used to match and swap kernels with accelerator-specific
run-time calls. Once the run-time calls have been introduced,
we rely again on the polyhedral optimizer to lower the mathe-
matical abstraction back to LLVM-IR. During the latest stages
of compilation, the run-time accelerator specific libraries are
linked with the application binary. With our approach, legacy
code can exploit, in a completely transparent way for the
user, near-memory acceleration without any change on the
application side.
D. Early Design Stage Modeling
We make use of a first-order analytic model to evaluate the
benefit of using near-memory processing in our system in the
early design stage. As mentioned in Section VII-B, a high-
level analytic model abstract the detailed micro-architecture.
Hence, this approach makes our analytical model more generic
and provides quick insights.
Our analytic model incorporates evaluation methodology
as described in Figure 4. To see the potential of computing
close to the memory and when it is useful to follow a data-
centric approach, we make a comparison of a CPU-centric
approach consisting of a multi-core system and compare it
to a data-centric approach which has near-memory processing
units in the logic layer of HMC like 3D stacked. In the multi-
core system, each core has its L1 cache and a shared L2
cache. In the near-memory system, we assume certain parts
of the computation called NMC-kernels would be offloaded
to the near-memory compute units, and the other parts will
be executed in the host system. The number of vaults inside
the HMC and external interconnects links are kept as varying
parameters which have an impact on internal and the external
bandwidth of the 3D memory respectively.
Performance Calculation: The model estimates the execu-
tion time as the ratio between the number of memory accesses
required to move the block of data to and from the I/O system
and the available I/O bandwidth of each memory subsystem.
The execution time takes into account the time to process the
instructions Πnon−memory and latency due to memory access
Πmemory (Table 4).
Energy Calculation: We build a power model for both CPU-
centric and a near-memory system by taking into account
dynamic as well as static energy. Dynamic energy is the
product of the energy per memory access and the number
of memory accesses at each level of the memory hierarchy.
It is assumed to scale linearly with utilization. Static energy
is estimated as the product of time and static power for each
component. It is scaled based on the number of cores and the
cache size.
For modeling the HMC, we refer to [9] and [37]. We
consider energy per bit of 3.7 pJ/b for accessing the DRAM
layers and 1.5 pJ/b for the operations and data movements in
the HMC logic layer. A static power of 0.96 W is assumed [37]
to model the additional components in the logic layer.
Performance and Energy Exploration: We vary the cache
miss rate, which encapsulates application characteristics, both
at L1 and L2 level to see the impact it has on the performance
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Fig. 7: Proposed compilation flow for the system with NMC capabilities depicted in Figure 5.
(a) Normalized Delay (b) Normalized Energy
Fig. 8: Performance and energy comparison between multi-core and an NMC system, which is attached to a host
system, using high-level analytic model
of the entire system. In case of a near-memory system, we con-
sider the scenario when all accesses are done to the different
vaults inside the HMC memory, which can exploit the inherent
parallelism offered by the 3D memory. In Figure 8, the x
and y-axis represent the miss rate at L1 and L2, respectively.
Results in Figure 8 are normalized to NMC+host system.
Based on our evaluation, we make the following three
observations. First, in case of performance and energy, we can
see a similar trend, i.e., if the miss rate (L1 and L2) increases
the multi-core system performance degrades compared to the
NMC systems. This degradation is because of the increase
in data movement. The data has to be fetched from the off-
chip DRAM. Second, if the CPU does not reuse the data
brought into the caches, the use of caching becomes inefficient.
Third, the application (or function) with low locality can take
advantage of the near-memory approach, whereas the other
application (or function) with high locality would benefit more
from the traditional approach.
IX. OPEN ISSUES AND FUTURE DIRECTIONS
Based on our analysis of many existing NMC architectures,
we identify the following key topics for future research that
we regard as essential to unlock the full potential of processing
close to memory:
• It is unclear which emerging memory technology best
supports near-memory architectures; for example, much
research is going into new 3D stacked DRAM and non-
volatile memories such as PCM, ReRAM, and MRAM.
The future of these new technologies relies heavily on
advancements in endurance, reliability, cost, and density.
• 3D stacking also needs unique power and thermal so-
lutions, as traditional heat sink technology would not
suffice if we want to add more computation close to
the memory. Most of the proposed architectures do not
take into account the strict power budget of 3D stacked
memories, which limits the architecture’s practicality.
• DRAM and NVM have different memory attributes. A
hybrid design can revolutionize our current systems.
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Huang et al. [108] evaluated a 3D heterogeneous storage
structure that tightly integrates CPU, DRAM, and a flash-
based NVM to meet the memory needs of big data
applications, i.e., larger capacity, smaller delay, and wider
bandwidth. Processing near heterogeneous memories is a
new research topic with high potential (could provide the
best of both worlds), and in the future, we expect much
interest in this direction.
• Most of the evaluated architectures focus on the compute
aspect. Few architectures focus on providing coherency
and virtual memory support. As highlighted in Sec-
tion VI, lack of coherency and virtual support makes
programming difficult and obstructs the adoption of this
paradigm.
• More quantitative exploration is required for interconnect
networks between the near-memory compute units and
also between the host and near-memory compute system.
The interplay of NMC units with the emerging intercon-
nect standards like GenZ [109], CXL [110], CCIX [111]
and OpenCAPI [59] could be vital in improving the
performance and energy efficiency of big data workloads
running on NMC enabled servers.
• At the application level, algorithms need to provide
code and data co-location for energy efficient processing.
For example, in case of HMC algorithms should avoid
excessive movement of data between vaults and across
different memory modules. Whenever it is not possible to
avoid an inter-vault data transfer, lightweight mechanisms
for data migration should be provided.
• The field requires a generic set of open-source tools and
techniques for these novel systems, as often researchers
have to spend a significant amount of time and effort in
building the needed simulation environment. Application
characterization tools should add support for static and
dynamic decision support for offloading processing and
data to near-memory systems. To assist in the offloading
decision, new metrics are required that could assess
whether an application is suitable for these architectures.
These tools could provide region-of-interest (or hotspots)
in an application that should be offloaded to an NMC
system. Besides, a standard benchmark set is missing to
gauge different architectural proposals in this domain.
X. CONCLUSION
The decline in performance and energy consumption for
emerging big-data workloads on the conventional systems,
has stimulated an enormous amount of research in processing
close to memory. However, to embrace this paradigm, we need
to provide a complete ecosystem from hardware to software
stack. In this paper, we have analyzed and organized the
extensive literature of placing compute units close to the
memory using different synonyms (e.g., processing-in mem-
ory, near-data processing) under the umbrella of near-memory
computing (NMC). This organization is done to distinguish it
from the in-situ computation-in-memory through novel non-
volatile memories such as memristors and phase-change mem-
ory. By systematically reviewing the existing NMC systems,
we have identified key challenges that need to be addressed in
the future. We stress the demand for sophisticated tools and
techniques to enable the design space exploration for these
novel architectures. Also, we have described our approach to
address a subset of those challenges.
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